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Abstract—There is an extremely high demand for a high speed, 
low power, low leakage, and low noise Static Random-Access 
Memory (SRAM) for high performance cache memories. The en-
ergy efficiency of SRAM is of paramount importance in both high 
performance and ultralow-power portable, battery operated elec-
tronic systems. In this article the factors affecting the overall 
speed and total energy consumption of a conventional 6T SRAM 
cell/array with 6 FETs, particularly roles of access transistors are 
analyzed to highlight the needs and directions for improvement. 
A hybrid 6T SRAM with two access FETs being replaced by light-
effect transistors (LETs) and the electrical word lines replaced by 
optical waveguides (OWGs) is proposed. This hybrid SRAM is an-
alyzed to reveal its potential in improvement of the switching 
speed and thus total energy consumption over the conventional 6T 
SRAM. Numerical analyses of a prototype hybrid SRAM array of 
64 KB show a factor of 7 and 34 reduction in read delay and read 
energy consumption, respectively; and 4 and 6 in write delay and 
write energy consumption, respectively, when the access FETs are 
replaced by LETs. The potential impacts on the peripheral and 
assist circuits due to this hybrid structure and application of the 
LETs there are also briefly discussed. 
 
Index Terms—SRAM, 6T cell, LET, access devices, switching 
speed, energy consumption.  
 
I.  INTRODUCTION 
INTEGRATING electronic and photonic systems on the same 
chip can potentially transform computing architectures and en-
able more powerful computers. It is now possible to integrate a 
large number of electronic devices and photonic components 
on a single chip to perform logic, memory, and interconnect 
functions [1]. However, typically, the photonic components 
play only the roles of providing high-speed communications 
between different electronic subsystems [2], [3] rather than any 
active roles in processing or modifying information, for in-
stance, of logic gates. Although photo-conductive devices can 
potentially offer advantages in switching speed [4] and switch-
ing energy [5], one major drawback of using such devices, 
known as light effect transistors (LETs) [5], [6] is the incon-
venience of using the output of one LET based logic gate to 
directly drive the next similar logic gate without going through 
relatively inefficient electrical to optical energy conversion. To 
explore the advantages of LETs but avoid the cascading issue 
in computing applications, we seek to replace some field effect 
transistors (FETs) that only serve the roles of switching a cir-
cuit on and off, such as, the access transistors in a SRAM cell.  
One of the most crucial concerns in many ultralow-power ap-
plications is energy efficiency. SRAM being one of the most 
critical building blocks in almost all digital systems, its packing 
density, speed, power consumption are all crucial performance 
metrics[7], [8]. SRAMs are generally used in high speed cache 
memories - providing a direct interface with a CPU at high 
speeds which are not possible to attain by other memory de-
vices. SRAM is a major contributor in the total energy con-
sumption of a chip due to its high density for even more in-
creased computing power. 
For a processor, on-chip caches typically consumes 25%–45% 
of the total area and energy [9]. Therefore, high-speed and en-
ergy-efficient memories are desirable for embedded systems in 
a modern computer chip. Moreover, in modern high perfor-
mance large density memory circuits more than 40% of the to-
tal energy is consumed due to leakage currents [10], [11]. Also, 
leakage is the only source of static energy consumption in an 
idle circuit and in this regard the SRAM array is an important 
source of leakage, since the majority of transistors are in the 
idle condition when a SRAM cell is in a hold state (that is, when 
it just stores a data). To mitigate this problem the design of a 
low leakage SRAM cell is desirable, which in turn can be 
achieved by using high threshold devices and low supply volt-
age. Scaling down the supply voltage also reduces the voltage 
swing per switching activity per cell (in both read or write op-
eration), and thus the dynamic power consumption [8], [11]. 
However, lowering supply voltage may result in various design 
issues like degradation in cell stability, noise margin, reduced 
on-current-to-off-current ratio, and strong sensitivity to pro-
cess, voltage, temperature variations [12-17].  
Aggressive scaling of CMOS memory cells into nano-meter re-
gime, especially less than 32 nm is facing many challenges and 
issues like degradation of the noise margin, exponential in-
crease of the leakage current, short channel effects (SCEs) [13], 
[14], and so on. Also, excessive scaling of device dimensions 
along with ultrathin gate oxide has resulted in appreciable 
amount of gate oxide tunneling current [14], [15]. Moreover, 
the data storage capacity of the read and write operation is also 
affected (degraded noise margins and hence the stability), and 
the parameter fluctuation effects like line-edge roughness, ran-
dom dopant fluctuation, and gate-oxide-thickness fluctuation 
also reduce the stability of SRAM cells [14], [15]. Process var-
iation and leakage current also limit the conventional bulk 
CMOS technology to go beyond 32 nm [13]. Though the sub-
threshold design for low-power application is being carried out 
in recent years, successful operation of such memory circuits is 
very challenging since the performance of SRAMs degrades as 
very low voltages  are used [14], [15]. 
To improve the performance of SRAM cells in terms of leakage 
current reduction, speed enhancement and to mitigate various 
SCEs in highly scaled bulk MOSFETs, double gate (DG) 
MOSFET, tunnel FETs (TFET) and FinFETs are lucrative 
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choices, since all of them have better gate control on the chan-
nel electrostatics, which reduces the SCEs [18-20]. As the 
SCEs have become alarming in highly scaled planar 
MOSFETs, the most feasible device that is compatible with the 
standard CMOS technology and can counter the SCEs is Fin-
FET. Due to a significant reduction in leakage currents, high 
carrier speed, and higher Ion/Ioff ratio as compared to the planar 
MOSFETs, FinFETs are felicitous for design of high-perfor-
mance SRAMs. Various device and circuit techniques have 
been implemented to enhance the performance of FinFET 
based SRAM cells/arrays [18], [21], [22]. Different circuit 
techniques, such as using additional devices to improve SRAM 
cell stability and the usage of back gate feature of independent 
gate FinFETs in the access paths of the SRAM cell to reduce 
environmental variation and leakage, are being used to boost 
the overall performance of the SRAM cell [18], [23], [24]. 
Also, a tri-gated 6T SRAM cell using FinFETs, with improved 
write ability, read noise margin, leakage and overall power dis-
sipation has been reported [25]. A detailed description of the 
device size to obtain optimum noise margin along with write 
and read speed, and analysis of SRAM cell stability with re-
spect to process temperature variations and various speed-en-
hancing techniques have been offered [26]. Techniques includ-
ing usage of reduced gate voltage (word line voltage) for the 
access transistors, using negative ground under the idle condi-
tion, employing dual threshold voltage devices, and transistor 
stacking are being reported to minimize the leakage currents 
and increase speed [27]. The ways to improving read and write 
access time as well as leakage current have been proposed [28]. 
Forward body biasing technique and self-controllable-voltage-
level switch techniques are used to better the performance of 
the SRAM cell in terms of speed improvement in the active 
mode, whereas a reversed body biasing technique is used to re-
duce the leakage in the standby mode [28]. 
Moreover, it has been well established that 6T SRAMs made 
from nanowire (NW) based structures (e.g., gate-all-around, 
band-to-band tunneling FETs) have much better noise margin, 
lesser variability and much better leakage suppression due to 
lesser SCEs as compared to FinFET based structures [29-31]. 
It has also been reported that scaling down to more advanced 
technology nodes (far below 22nm), NW based device struc-
tures offer much better SCEs, drain induced barrier lowering 
(DIBL), subthreshold slopes, higher switching speeds, and less 
variability in device performance with scaling [32], which en-
hances robustness of the circuits made from them.  
Above-mentioned efforts primarily focus on improving the 
FET performance on the single device level to bring upon the 
improvement for the 6T SRAM cell. However, the primary fac-
tors limiting the read and write speeds and the corresponding 
energy consumptions are the characteristics of the access tran-
sistors (rather than the transistors of the inverters) and the ca-
pacitances of the word lines and bit lines. Our proposal of a 
FET-LET hybrid 6T SRAM technology can offer major im-
provement on the read and write speeds and the corresponding 
energy consumptions by replacing the two access FETs with 
two LETs and accordingly the word line electrical wires with 
optical waveguides (OWGs). This idea offers a more intimate 
integration of the electronics and photonics, namely on the 
CPU chip level. Additionally, this application avoids the well-
known energy-data rate (EDR) challenge (EDR  10fJ/bit for 
on-chip communication) [2], [33], because it does not require 
using light to address photonic devices individually, but in a 
group simultaneously through an optical waveguide. The focus 
of this work is on the potential improvement of the 6T SRAM 
array itself, but the anticipated benefits of applying LETs in the 
peripheral circuits will also be discussed briefly.  
II.  ANALYSIS OF VARIOUS ENERGY CONSUMPTIONS IN A 6T 
SRAM CELL 
Fig. 1.  A 6T SRAM Cell.  
 
The three main operations of a 6T SRAM cell are writing data 
into the cell, reading data from the cell, and holding or storing 
data. A conventional 6T SRAM cell is shown schematically in 
Fig. 1, consisting of 6 FETs labeled as M1-M6. (M1&M2) and 
(M3&M4) form the cross-coupled inverter pairs (latch), and 
M5 and M6 are the access devices that allow the latch to be 
accessed and modify the data stored in the cell by charging and 
discharging the output nodes Q and 𝑄  and bit lines BL and BL̅̅̅̅  
during the read and write operations. The two access transistors 
play an extremely crucial role in determining the overall speed, 
power dissipation and stability of the cell [34-38]. Addition-
ally, the three p-FETs, encircled in red in Fig. 1, are the bit line 
conditioning devices whose roles are to pre-charge and equal-
ize the bit line voltages before each read and write operation. 
Their switching speed and energy consumption are also critical 
to the performance of the SRAM [36], [37], [39], [40]. Below 
we offer a concise overview on how the two access transistors 
M5 and M6 affect the 6T SRAM cell performance to illustrate 
the potential benefits of replacing them with two LET access 
transistors.
. 
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A. Switching Energy in the 6T Cell 
We first analyze the dynamic energy consumptions of the 6T 
SRAM that occur during either a read or write process. For the 
‘read’ operation, assuming that the SRAM cell is at logic 0 (i.e., 
Q = 0, ?̅? = 1), as shown in Fig. 2(a), firstly both bit line capac-
itances CBL and 𝐶𝐵𝐿̅̅ ̅̅̅ are pre-charged to VDD; then the word lines 
thus M5 and M6 are turned on, which results a partial discharge 
of the BL capacitance CBL through M5 and M1. The voltage 
difference between CBL and 𝐶𝐵𝐿̅̅ ̅̅̅, can be read by a sense cir-
cuitry, thus, the logic state of the 6T cell is determined. For the 
‘write’ operation, for instance, to change its logic state from 0 
to 1 (i.e., Q = 0, ?̅? = 1), initially both CBL and 𝐶𝐵𝐿̅̅ ̅̅̅ should be 
pre-charged to VDD and then 𝐶𝐵𝐿̅̅ ̅̅̅ should be discharged to 0; 
then, after the word line is turned on, the output node ?̅? will be 
discharged to 0 through M6-ground, as shown in Fig. 2(b), 
which results in turning off M1 and flipping of Q to 1.The bit 
line capacitances are predominantly due to the drain or source 
capacitances of the access transistors M5 and M6 along with 
bit line wire capacitances [36-38]. Also, the capacitance of the 
output node Q or ?̅? depends on the drain or source junction 
capacitance of the access transistors, along with the gate and 
drain related capacitances of the FETs (M1&M2 and M3&M4) 
in the cross coupled inverters. As can be seen from Fig. 1, the 
word line capacitance is also mainly due to the gate capaci-
tances of the access devices along with word line wire capaci-
tances. Thus, it is clear that the access transistors play a critical 
role in determining the overall SRAM cell performance, and 
hence if the access devices can be replaced with some high-
speed switching devices with very low gate and source or drain 
junction capacitances, appreciable improvement in speed and 
power consumption can be achieved. The dynamic (switching) 
power dissipation, which occurs during the modification or ac-
cess of data stored in the 6T cell, depends on the energy re-
quired to change the states of the bit lines and the output nodes 
Q and ?̅?, which in turn is directly related to the amount of ca-
pacitance each of them has.  
 
 
B. Energy Consumption Associated with Leakage Currents 
On the single component level, the off-current in a FET pre-
dominantly depends on the supply voltage, the threshold volt-
age, channel length, channel doping profile, drain and sour 
junction depth, and gate oxide thickness [40-42]. Various types 
of leakage currents in a conventional n-FET are shown in Fig. 
3(a) [40], which include sub-threshold leakage current (Isub), 
gate-induced drain and source leakage current (IGIDL, IGISL), 
punch-through leakage current (Ipunchthrough), gate tunneling 
leakage current through the bulk (IGB), source (IGS), and drain 
(IGD), summed up as, Igate = IGB + IGS + IGD, and p-n junction 
leakage currents (Ijunction = Idrain_junc + Isource_junc) at the drain-
substrate junction (Idrain_junc) and the source-substrate junction 
(Isource_junc) [40], [42]. The total leakage current of an individual 
FET in the 6T cell may be modeled as [40], [41]: 
 
                𝐼𝑙𝑒𝑎𝑘𝑎𝑔𝑒_𝑡𝑜𝑡𝑎𝑙 = 𝐼𝑠𝑢𝑏 +  𝐼𝑔𝑎𝑡𝑒 + 𝐼𝑗𝑢𝑛𝑐𝑡𝑖𝑜𝑛                    (1) 
 
The leakage in a 6T cell depends on the logic state of the cell, 
the logic level of the word line, and the type of operation per-
formed [41]. In the static state, the leakage currents of the two 
inverters dominate the static energy consumption. During the 
write and read processes, the leakage of access transistors M5 
and M6 also contributes to the total energy consumption. In 
Fig. 3(b) [41], the 6T cell shown is in the state just before the 
read or write operation (reading 0 or writing 1). Both the bit 
lines BL and BL̅̅̅̅  are pre-charged to VDD, but the word line WL 
is still at 0, M5 and M6 are off, and hence subthreshold leakage 
may occur in the access devices. The colored arrows in Fig. 
3(b) show various leakage currents in each FET depending on 
its operating conditions (drain, source, gate, substrate voltages, 
and on or off state). For instance, M5 is off (gate is at 0), drain 
is at 1, and source and substrate are at 0, and hence there will 
be a component of the gate leakage from drain to gate (IGD), 
 
 
(a) 
Fig. 2.  (a) 6T SRAM cell showing the read operation. (b) 6T SRAM cell showing the write operation.  
(b) 
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sub-threshold leakage (Isub) from drain to source, and a compo-
nent of junction leakage (Idrain_junc) from the drain to the sub-
strate as shown in Fig. 3(b). Similarly, for M6, if the gate is at 
0, drain and source are at 1 and substrate is at 0, there will be 
two components of the gate leakage (IGD + IGS) from the drain 
and source to the gate, and junction leakages (Idrain_junc 
,Isource_junc) from the drain and source to the substrate as shown 
in Fig. 3(b). There will be no Isub between the drain and source 
since both are at 1. From Fig. 3(b) it can be roughly estimated 
that about 40% of the total leakage is in the access paths of the 
6T cell. If these leakages are severe, it may lead to a false read 
or write operation and affect the reliability of the 6T cell [40]. 
 
III.  ANALYTICAL ANALYSIS OF SRAM DELAY, AND ENERGY 
CONSUMPTION 
A. Capacitance Calculations for the 6T SRAM 
An SRAM array showing the word and bit lines along with the 
6T cell organization is shown in Fig. 4 [38]. The bit line capac-
itance of Fig. 1 and as elaborated in Fig. 4 can be calculated as 
[36], [38]: 
                         𝐶𝐵𝐿 = 𝑛𝑅(𝐶𝑑𝑟𝑎𝑖𝑛_𝑎𝑐𝑐𝑒𝑠𝑠 + 𝐶ℎ𝑡)                           (2) 
 
where nR is the number of rows (nR  = 1 for a 1 bit 6T cell), 
Cdrain_access is the drain capacitance of the access FET, and Cht 
wire capacitance of the 6T cell along its height or vertical di-
rection, as calculated in [36]. Using the above relation and con-
sidering 22 nm short channel FET model parameters as in [43], 
Cdrain_access can be calculated [44], [45]; and then using (2), the 
bit line capacitance can be calculated.  
The word line capacitance can be calculated as [36], [38] 
 
                     𝐶𝑊𝐿 = 𝑛𝐶(2𝐶𝑔𝑎𝑡𝑒_𝑎𝑐𝑐𝑒𝑠𝑠 + 𝐶𝑤𝑖𝑑𝑡ℎ)                       (3) 
 
where nC is the number of columns (nC = 1 for a 1 bit 6T cell), 
Cwidth is the wire capacitance of the 6T cell along its width or 
horizontal direction, as calculated in [36], Cgate_access is the gate 
capacitance of the access devices, which is calculated from (4) 
below [44], [45], considering model parameters from [43]. 
 
                          𝐶𝑔𝑎𝑡𝑒_𝑎𝑐𝑐𝑒𝑠𝑠 = (𝑊𝐿)𝑐𝑜𝑥
′ + 2𝐶𝑜𝑣𝑒𝑟𝑙𝑎𝑝𝑊           (4) 
 
where 𝑐𝑜𝑥
′  is the gate oxide capacitance per unit area, Coverlap is 
the gate-drain and gate-source overlap capacitances and W and 
L are the width and length of the MOS device respectively.  
The capacitance at the output node Cout (or CQ for the node Q 
in Fig. 1) is the summation of drain capacitance of the (M1-
M2) inverter, gate capacitance of the (M3-M4) inverter and the 
drain capacitance of the access device M5 [34], [46]: 
 
       𝐶𝑜𝑢𝑡 = 𝐶𝑄 = 𝐶𝑑𝑟𝑎𝑖𝑛,𝑀1 + 𝐶𝑑𝑟𝑎𝑖𝑛,𝑀2 + 𝐶𝑔𝑎𝑡𝑒,𝑀3 +
                       𝐶𝑔𝑎𝑡𝑒,𝑀4 + 𝐶𝑑𝑟𝑎𝑖𝑛,𝑀5                                        (5) 
 
From the previously calculated drain capacitance in (2) and 
gate capacitance from (4), considering model parameters from 
[43] and using relations from [34], [46], the total output node 
capacitance can be obtained. 
B. Read and Write Delay Calculations for the 6T SRAM 
Note that in all subsequent calculations only a 6T cell or array 
has been considered with certain assumptions for the cell read, 
cell write, word line, word line driver and write assist circuitry 
current as discussed later in Section IV-C. The effects of all 
peripheral and assist circuits are not considered.  
The read delay is calculated as follows [36]:  
 
                         𝑇𝑟𝑒𝑎𝑑 =
𝐶𝑊𝐿𝑉𝐷𝐷
𝐼𝑤𝑜𝑟𝑑_𝑑𝑟𝑖𝑣𝑒
+
𝐶𝐵𝐿𝛥𝑉𝑟𝑒𝑎𝑑
𝐼𝑟𝑒𝑎𝑑
                        (6) 
 
 
 
Fig. 3.  (a) Leakage mechanism in a MOSFET. (b) Leakage currents in a 6T cell just prior to a read or write operation 
(a) (b) 
5 
 
 
 
 
 
where CBL and CWL are previously defined in (2) and (3), re-
spectively, Iread is the read current of the 6T cell, Iword_drive the 
current from the word line driver circuit, ΔVread the change in 
the bit line voltage at the end of read operation [36], and VDD 
the supply voltage  
Similarly, the write delay is calculated as follows [36]:  
  
              𝑇𝑤𝑟𝑖𝑡𝑒 = 𝑚𝑎𝑥 (
𝐶𝑊𝐿𝑉𝑊𝐿
𝐼𝑊𝐿
,
𝐶𝐵𝐿𝑉𝐷𝐷
𝐼𝑤𝑟𝑖𝑡𝑒_𝑐𝑘𝑡
) +
𝐶𝑜𝑢𝑡𝛥𝑉𝑜𝑢𝑡
𝐼𝑤𝑟𝑖𝑡𝑒
          (7) 
 
where VWL = VDD is the word line voltage, Cout has already been 
described in (5), ΔVout is the change of the voltage at the output 
node during the write operation [36], Iwrite  is the cell write cur-
rent, IWL the word line current, and Iwrite_ckt the current of the 
write assist circuit [36]. It is to be noted that for the above two 
delay equations, the carrier transit delay through the FET chan-
nel has not been considered, since it is negligible compared to 
the gate related RC delays. 
C. Read and Write Energy Calculations 
Read and write energy are calculated using the following rela-
tion [36]:  
 
                        𝐸𝑟𝑒𝑎𝑑 = 𝐶𝑊𝐿𝑉𝐷𝐷
2 + 𝐶𝐵𝐿𝑉𝐷𝐷𝛥𝑉𝑟𝑒𝑎𝑑                      (8) 
 
           𝐸𝑤𝑟𝑖𝑡𝑒 = 𝐶𝑊𝐿𝑉𝐷𝐷𝑉𝑊𝐿 + 𝐶𝐵𝐿𝑉𝐷𝐷
2 + 𝐶𝑜𝑢𝑡𝑉𝐷𝐷𝛥𝑉𝑜𝑢𝑡         (9) 
 
Note that the switching energy related to the transit delay of 
carriers through the FET channel is ignored as they are negli-
gible compared to the RC energies. 
As evident from the above formulas, all the read and write de-
lays and energies mainly depend on the critical capacitances 
related to the access transistors, although the wire capacitances 
of the word and bit lines also play a role, and hence the access 
devices play an extremely important role in the overall speed 
(write and read delay) and power dissipation (dynamic, leak-
age) of the 6T SRAM cell. 
Therefore, it will be advantageous to replace the FET access 
devices with a different device structure such as LETs, as de-
scribed in the next section that does not have a physical gate, 
and hence has appreciably lesser capacitances as compared to 
the conventional gated FETs. 
IV.  LIGHT EFFECT TRANSISTOR (LET) 
A. Device Overview and Advantages over FETs 
A LET as shown in Fig. 5 is a semiconductor nanowire (SNW) 
placed on an insulating substrate with two metal contacts at the 
ends [5].  
 
Fig. 4.  A 6T SRAM Array 
Fig. 5.  A Light Effect Transistor (LET).  
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Working mechanism of a LET is different from that of a tradi-
tional FET in that the source-drain conductivity of a LET is 
modulated by light or EM radiation of a suitable wavelengths 
as in photoconductive mechanism [5], [47], where the light 
shined on the SNW generates free carriers in the SNW due to 
optical absorption, and in turn modifies the electrical conduc-
tivity of the channel. The advantage of an LET over a FET 
stems from various factors like removal of physical gate, thus 
minimizing the complex gate fabrication process and random 
dopant fluctuations in FETs [48]. Hence, the LET can be scaled 
down to quantum regime without the problem of SCEs which 
are common in nanoscale FETs [49]. A LET, when it is oper-
ated under multiple wavelength illuminations, can also provide 
many additional functionalities (e.g., optical logic) [5], which 
are not achievable by FETs or photodetectors. Also, because 
the LET structure does not have a physical gate, it can be as-
sumed that the device speed is only limited by the carrier transit 
time or lifetime, whichever is smaller, rather than the capacitive 
delay as in the FET.  
Although the demonstrated prototype LET was based on a 
CdSe NW [5], there is no limit to the material system per the 
device mechanism. At room temperature, many semiconduc-
tors (e.g., Si, SiC, InAs, InP, GaAs, CdSe) have saturation elec-
tron velocities in the range of (1-10) x 107 cm/s when the elec-
trical field is on the order of 100 kV/cm [50], [51] which im-
plies a carrier transit time of the order of (1-0.1) ps for a 100 
nm long NW. 100 nm is also the typical length scale of ballistic 
transport where the saturation velocity can be achieved. For 
longer NWs in the non-ballistic transport regime, the electron 
transit time depends on the electrical field. For Si at E = 10 
kV/cm, the electron velocity is around 7 x 106 cm/s [50], [51] 
and the carrier transit time (tLET ) can be estimated to be 4.3 ps 
and 7.1 ps, respectively, for a 300 nm and 500 nm long Si NW. 
If the NW in the LET can be scaled down to operate in the bal-
listic regime (typically  100 nm), then ultra-fast switching (of 
the order of 1 ps or faster) can be obtained. The ultra-fast 
switching of the LET translates to ultra-small switching en-
ergy. For instance, assuming a switching time (carrier transit 
time) tLET = 1 ps (for a ballistic device), an on-current of Isd = 
1 µA under Vsd = 1 V, the electrical switching energy Eel (= Isd 
x Vsd x tLET) will be of the order of 10-18 J/switch = 1 aJ/switch. 
However, in the LET, optical gating power also contributes to 
the switching energy. The net gating power required can be es-
timated by Pg = EphIsd/(eG), where Eph is the photon energy and 
G is the photo-conductive gain. Assuming Eph = 2.5 eV, G = 
103, to have Isd = 1 µA, we get Pg = 2.5 nW. Then, assuming 
tLET = 1 ps, the optical switching energy Eop will be 2.5 x 10-3  
aJ/switch << Eel, which leaves sufficient room allowing for be-
low 100% light power delivery efficiency. In an even more ide-
alistic case, assuming a ballistic device with a quantum imped-
ance of 12.9 k [52], transit time of 0.1 ps, S-D current of 1 
µA, and no voltage loss at the contacts, the electrical switching 
energy can be as low as 1.3 x 10-21 J/switch at a very low Vsd of 
only 13 mV [5]. For a prototype device, a 5 m long and 80 nm 
in diameter CdSe NW LET structure studied previously [5], 
under 532 nm illumination of 110 nW (only about 6% was ac-
tually absorbed), the device yielded Ids = 0.35 µA (in dark, Ids  
~ 1 pA at Vds = 1.43 V, which corresponds to 1.5 pW static or 
off power). If one estimates the switching energy for such a 
large device using the typical room temperature carrier lifetime 
in a II-VI semiconductor in the order of 100 ps, the total switch-
ing energy Etot,sw = Eel + Eop  ≈ 0.06 fJ/switch would still be 
better than typical FETs having switching energy of 0.1-1 
fJ/switch [53]. Note that in the FET, the RC delays are largely 
due to presence of the gate related capacitance, so they predom-
inate over the transit-time delay; but in the LET the carrier 
transit time through the NW channel is expected to be the pre-
dominant factor for determining the switching speed and en-
ergy of a discrete LET. Moreover, the Ion/Ioff ratio for a LET 
could be as high as 106 [5], which is almost an order of magni-
tude better than that of advanced FETs. This advantage can 
help to reduce the energy consumption associated with leakage 
currents passing through the access devices in a 6T SRAM cell 
and offer more flexibility in the cell design. 
  
B. Hybrid 6T SRAM with Access FETs Replaced by LETs 
 
To take advantage of the high switching speed and low energy 
consumption of LETs, the two access transistors (M5 and M6) 
in the 6T cell of Fig. 1 are replaced by two LETs (L1 and L2) 
as shown in the prototype hybrid 6T cell of Fig. 6, where the 
word line is replaced by an optical waveguide (OWG) that 
transmits light to the LETs. 
 
 
Fig. 6.  A prototype 6T SRAM cell with LET access.  
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As the LET does not have a physical gate and is just a semi-
conductor nanowire supported on an insulating substrate with 
two metal contacts (S/D contacts) at each end, the capacitance 
of this structure will be much lesser as compared to a FET with 
a dielectric gate. To quantify the potential improvement, we 
consider a design with a moderate size LET based on a generic 
semiconductor NW: L = 300 nm (length) and D = 50 nm (di-
ameter) and supported on an insulating substrate (e.g., SiO2/Si) 
as shown in Fig. 5. Also, a ballistic device with smaller dimen-
sions (L = 100 nm and D = 30 nm) has been considered sepa-
rately which yields a much reduced 6T cell and array area and 
high cell density. 
Calculation of capacitances and resistance of different types of 
nanowires with various parameters (geometry, doping, bias 
voltage) is available in the literature [54-57]. It can be inferred 
from those results that the capacitance (CSNW) of the L/D = 300 
nm/50 nm NW is approximately of the order of a few aF which 
is much lesser than that of a FET of similar geometry which is 
generally in the order of one tenth to one hundredth of fF. For 
the LET structure, there will be no MS-junction capacitance 
that is equivalent to the drain or source capacitance (gate-drain 
or gate-source overlap capacitance along with the drain-sub-
strate or source-substrate junction capacitance) of FETs, since 
there is neither a gate (which contributes to the gate-drain or 
gate-source overlap capacitance in FETs) nor any electrical 
path to ground between the MS structure and the insulating 
substrate that just provides a mechanical support without any 
electrical connection (as opposed to FET where the substrate is 
generally grounded or connected to supply voltage, giving rise 
to the voltage dependent drain-substrate or source-substrate 
junction capacitance). The photocurrents of the NW photo-de-
tector are typically in the range of 1-10 µA [58-60]. For the 
LET access device, the on-current is assumed to be 5 µA. The 
switching delay, as estimated by the transit time earlier, is as-
sumed to be 4 ps and 0.1 ps for the non-ballistic and ballistic 
cases, respectively. 
 
C. Critical Capacitance, Read/Write Delay and Energy 
Consumption of the 6T SRAM with LET Access Devices 
 
The critical capacitances of the hybrid 6T SRAM with LET ac-
cess devices can be modified from (2) and (5) as follows:  
 
                                  𝐶𝐵𝐿
ʹ = 𝑛𝑅(𝐶ℎ𝑡)                                          (2) 
 
Where (2) has been modified such that the bit line capacitance 
in (2) will predominantly consists of the wire capacitance only, 
since the LET access devices do not have any MS junction ca-
pacitance as discussed previously.  
Similarly, (5) has been modified as follows: 
 
𝐶𝑜𝑢𝑡
ʹ = 𝐶𝑄 = 𝐶𝑑𝑟𝑎𝑖𝑛,𝑀1 + 𝐶𝑑𝑟𝑎𝑖𝑛,𝑀2 + 𝐶𝑔𝑎𝑡𝑒,𝑀3 + 𝐶𝑔𝑎𝑡𝑒,𝑀4  (5) 
 
where the equivalent of the drain capacitance of the access FET 
(Cdrain,M5) will not be present since LETs do not have MS junc-
tion capacitance as discussed previously. Note that in the LET 
accessed SRAM, the word-line capacitance (CWL) in (3) should 
be practically zero, since the access LETs do not have any gate 
capacitance and do not require a wired electrical signal to con-
trol the gates as in the case of access FETs. Instead the light is 
brought in through an optical waveguide (OWG) that will con-
tribute no practical delay or capacitance. Though a thin oxide 
layer maybe formed on the NW surface due to oxidation, it 
does not contribute to any oxide related capacitance as in FETs, 
since there is no metallic gate electrode wrapping around the 
NW in a LET. For a LET accessed SRAM cell or array (6)-(9) 
are modified to (6)-(9) where all the CBL and Cout are replaced 
by 𝐶𝐵𝐿
′  and 𝐶𝑜𝑢𝑡
′  as described in (2) and (5). All Iread and Iwrite 
are replaced by 𝐼𝑟𝑒𝑎𝑑
′  and 𝐼𝑤𝑟𝑖𝑡𝑒
′  which are the 6T cell read and 
write currents respectively with LET access devices.   
   
          𝑇𝑟𝑒𝑎𝑑,𝐿𝐸𝑇_𝑎𝑐𝑐𝑒𝑠𝑠 = 𝑡𝑊𝐺 + 𝑚𝑎𝑥 (
𝐶𝐵𝐿
′ 𝛥𝑉𝑟𝑒𝑎𝑑
𝐼𝑟𝑒𝑎𝑑
′ , 𝑡𝐿𝐸𝑇)         (6) 
 
where the RC-word-line delay during read operation in (6) (the 
first term) is replaced by the time taken by the EM signal to 
propagate through the optical wave-guide (tWG) and illuminate 
the NW of the access LETs, the second term is the larger term. 
of the modified RC-bit line delay during read and the LET car-
rier transit delay which is described in Section IV-A. Similarly, 
(7) may be modified as: 
                𝑇𝑤𝑟𝑖𝑡𝑒,𝐿𝐸𝑇_𝑎𝑐𝑐𝑒𝑠𝑠 = 𝑚𝑎𝑥 (𝑡𝑊𝐺 ,
𝐶𝐵𝐿
′ 𝑉𝐷𝐷
𝐼𝑤𝑟𝑖𝑡𝑒_𝑐𝑘𝑡
) +
                                           𝑚𝑎𝑥 (
𝐶𝑜𝑢𝑡
′ 𝛥𝑉𝑜𝑢𝑡
𝐼𝑤𝑟𝑖𝑡𝑒
′ , 𝑡𝐿𝐸𝑇)                            (7) 
 
where the RC-word line delay during write in (7) (the first term 
inside the max operator) is replaced by tWG, and the first term 
in (7) is the larger term of tWG and the modified bit line delay 
during write, and the second term is the larger term of the mod-
ified 6T cell flipping delay during write and the LET carrier 
transit delay. Also, in a similar manner, (8) & (9) may be mod-
ified as: 
 
 𝐸𝑟𝑒𝑎𝑑,𝐿𝐸𝑇_𝑎𝑐𝑐𝑒𝑠𝑠 = (2𝑛𝑐𝐸𝑜𝑝) + 𝑚𝑎𝑥 (𝐶𝐵𝐿
′ 𝑉𝐷𝐷𝛥𝑉𝑟𝑒𝑎𝑑 , 𝐸𝑒𝑙)  (8) 
 
 𝐸𝑤𝑟𝑖𝑡𝑒,𝐿𝐸𝑇_𝑎𝑐𝑐𝑒𝑠𝑠 = (2𝑛𝑐𝐸𝑜𝑝) + 𝐶𝐵𝐿
′ 𝑉𝐷𝐷
2 +
                                                   𝑚𝑎𝑥(𝐶𝑜𝑢𝑡
′ 𝑉𝐷𝐷𝛥𝑉𝑜𝑢𝑡 , 𝐸𝑒𝑙)          (9) 
 
where the word line energies in (8) & (9) (the first terms) will 
not be present in case of LET accessed cells or arrays, assuming 
the light propagation loss through OWG is practically negligi-
ble. The first terms in both (8) and (9) are due to the switching 
energy consumed by the LET due to optical gating (as shown 
in Section IV-A) and for a whole row it is multiplied by 2nC 
since there are nC number of 6T cell in a row and each 6T cell 
has 2 LET access devices. The second term in (8) is the larger 
of the modified bit line RC-read energy, and the LET electrical 
switching energy due to transit of carriers as described in Sec-
tion IV-A, while the last term in (9) is the larger term of the 
modified cell flipping RC-energy during write, and the LET 
carrier transit electrical switching energy.  
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Note that (6)-(9) are equivalent to (6)-(9), with modifications 
to incorporate the change of critical capacitances due to the 
LET access devices and the optical signal propagation through 
the OWG. Therefore, it can be inferred that a SRAM array with 
LETs in the access paths will reduce all the critical capaci-
tances (except for the bit line wires) as compared to array with 
FET access devices. Also, the carrier transit delay and switch-
ing energy (depending on the transit delay) of a LET are much 
lesser as compared to the gate related RC delays and switching 
energies of a FET. Using relations (6)-(9) and (6)-(9), a set of 
delays and energy consumptions are calculated for various 6T- 
SRAM arrays (32 bytes - 64 KB) with respectively, FET, LET 
and ballistic LET access devices for direct comparison. The 
values of the currents in the 6T FET SRAM are assumed to be 
in the range of 25 µA [36], [61], considering the effective drive 
currents of 22 nm FETs [62] and ΔVread ≈ 120 mV and ΔVout ≈ 
VDD/2 [36]. The results for different SRAM array sizes are 
shown in Figs. 7(a)-(d), and the numerical results are given in 
Table I for 4-KB and 16-KB arrays. The calculated read and 
write delays and energy values for FET accessed 6T SRAMs 
are in agreement (of the same order of magnitude) with previ-
ously reported results [61]. 
It is clear from the results, as summarized in Table I, that using 
LET access devices in place of FET access devices may result 
in marked improvement in the overall delay and energy con-
sumption of the SRAM array. From the delay and energy plots 
of Fig. 7, it is found that the results for LET and ballistic LET 
are coinciding despite the ballistic device having much lesser 
carrier transit delay and total switching energy as compared to 
regular LETs. This is because for an array the overall RC delay 
and energy will dominate (as in (6)-(9)) over the transit delays 
and switching energies of individual LETs.
..
TABLE.I 
COMPARISON OF THE PERFORMANCE OF 4-KB AND 16-KB SRAM ARRAY WITH FET AND LET, BALLISTIC LET ACCESS DEVICES 
 
4-KB SRAM Array 
 
16-KB SRAM Array 
 FET Access 
Devices 
LET Access 
Devices 
Ballistic LET 
Access Devices 
FET Access Devices LET Access Devices Ballistic LET Access 
Devices 
Read Delay 
(ps) 
634.8 90.1 90 1270 180.3 180 
Write Delay 
(ps) 
598.5 149.1 149.1 1190 291.3 291.3 
Read Energy 
(fJ) 
15.1 0.44 0.43 30.1 0.88 0.85 
Write Energy 
(fJ) 
21.8 3.43 3.41 43.5 6.81 6.79 
 
  
 
 
(a) 
(c) 
(b) 
(d) 
Fig. 7.  Read and write delay and energy for various SRAM arrays with FET, LET and ballistic LET access devices. (a) Read Delay. (b) Read 
Energy. (c) Write Delay. (d) Write Energy. The curves with LETs and ballistic LETs are undistinguished. 
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On read delay, Fig. 7(a) reveals approximately a factor of 6 av-
erage reduction with LET access devices over FET access de-
vices. Accordingly, on read energy, Fig. 7(b) reflects approxi-
mately a factor of 28 average reduction. On write delay, the 
average reductions shown in Fig. 7(c) is approximately a factor 
of 3, and on write energy, Fig. 7(d) shows approximately a fac-
tor of 5 average reduction. The results for both the read and 
write energy can indeed satisfy the requirement of EDR 10 
fJ/bit for on-chip photonic integration [2], [3]. 
The general operating principle, mechanism, and conclusion 
are in-principle applicable for LETs fabricated with any semi-
conductor. 
 
D. Discussion on the Delay and Energy Consumption of the 
6T Array with FET and LET Access Devices 
 
6T Array without Peripherals 
 
The improvement in the read delay of the hybrid 6T SRAM 
array is primarily due to the removal of the word line delay in 
(6) by the optical-waveguide delay (tWG) in (6) which is almost 
negligible as compared to the RC word line delay with FET 
access devices. The improvement in the write delay is due to 
the removal of the CWL related term and reduced overall bit line 
capacitance from CBL to 𝐶𝐵𝐿
′ . Relatively, the improvement in 
the write delay is lesser than the read delay, because the first 
term in the write delay in (7) takes the larger one of the two 
contributions, and hence the advantage of replacing the word 
line delay in (7) by tWG does not affect the overall write delay 
as much as it affects the read delay. Also, the highest reduction 
achieved in the read energy is mainly due to the replacement of 
the RC word line energy consumption in (8) (the first term) 
with FET access devices by a much smaller optical gating term 
in (8) (the first term) with LET access devices. Similarly, the 
improvement in the write energy in (9) is lesser than read en-
ergy in (8), due to the presence of the second and third terms 
in (9) where VDD > ΔVout  > ΔVread, and thus 𝐶𝐵𝐿
′ VDD2, the sec-
ond term in (9) > 𝐶𝐵𝐿
′ VDDΔVread, the second term in (8), which 
to some extent lessens the amount of improvement in the write 
energy as compared to read energy .  
Note that in above analyses, the hybrid 6T SRAM array offers 
improved performance even with a smaller on-current (by a 
factor of 5) than the conventional 6T SRAM array. Since much 
lesser current is needed in the 6T cell with LET access devices, 
the core FETs (the FETs in the inverter pairs) can be scaled 
down to lesser device widths (FET drive current is proportional 
to device width), which may offer saving in area for the 6T cell 
and hence for the whole array. However, we would like to point 
out that if the on-current of the hybrid 6T SRAM is increased 
to the same level as the conventional 6T SRAM, the read delay 
can be further reduced by approximately a factor of 5, but the 
write delay will be less affected, because for a large array it is 
primarily determined by Iwrite_ckt. 
The overall delay and energy consumption of the SRAM array 
with either FET or LET access devices can be modeled as in 
(10) and (11) [36], where Tarray_FET(LET) is the overall delay of 
the SRAM array with FET or LET access devices, Tread_FET(LET) 
and Twrite_FET(LET) are, respectively, the read and write delay of 
the SRAM array with FET or LET access devices. Similarly, 
Earray_FET(LET) in (11) is the overall energy consumption of the 
SRAM array with FET or LET access devices, Eread_FET(LET) and 
Ewrite_FET(LET) are, respectively, the read and write energy of the 
array with FET or LET access devices. β = 0.5 is the ratio of 
read accesses to the total accesses, which is the number of times 
a 6T array is accessed for read operation compared to the total 
number of times the array is accessed in a full cycle [36].  
 
  𝑇𝑎𝑟𝑟𝑎𝑦_𝐹𝐸𝑇(𝐿𝐸𝑇) = 𝑚𝑎𝑥 (𝑇𝑟𝑒𝑎𝑑_𝐹𝐸𝑇(𝐿𝐸𝑇), 𝑇𝑤𝑟𝑖𝑡𝑒_𝐹𝐸𝑇(𝐿𝐸𝑇))  (10) 
 
  𝐸𝑎𝑟𝑟𝑎𝑦_𝐹𝐸𝑇(𝐿𝐸𝑇) = 𝛽𝐸𝑟𝑒𝑎𝑑_𝐹𝐸𝑇(𝐿𝐸𝑇)
+ (1 − 𝛽)𝐸𝑤𝑟𝑖𝑡𝑒_𝐹𝐸𝑇(𝐿𝐸𝑇)                          (11) 
 
The figure of merit (FOM) or performance evaluation of the 
SRAM array with either FET or LET access devices can be 
found from the energy-delay product (EDP) as given in (12), 
where α = 0.5 is the array activity factor and is defined as the 
probability of accessing the array in a particular cycle [36]. The 
lesser the value of EDP, the better is the performance of the 
SRAM array. 
 
    𝐸𝐷𝑃𝑎𝑟𝑟𝑎𝑦_𝐹𝐸𝑇(𝐿𝐸𝑇) = 𝛼𝐸𝑎𝑟𝑟𝑎𝑦_𝐹𝐸𝑇(𝐿𝐸𝑇)𝑥𝑇𝑎𝑟𝑟𝑎𝑦_𝐹𝐸𝑇(𝐿𝐸𝑇) (12) 
 
Using (10)-(12), a set of EDPs for various SRAM array sizes 
with FET, LET and ballistic LET access devices are computed 
and plotted in Fig. 8. The EDPs for the LET and ballistic LET 
accessed arrays again coincide as the energies and delays for 
those arrays are almost same as discussed previously. It is ob-
served from Fig. 8, that the hybrid SRAM arrays with LET ac-
cess devices exhibit more than one order of magnitude lesser 
EDP, as compared to the SRAM arrays with FET access de-
vices. 
Thus, it is concluded that hybrid-SRAM arrays with LET ac-
cess devices can give substantially better overall performance 
compared to the all-FET SRAM arrays. 
 
 
Fig. 8.  Energy-delay product (EDP) for various SRAM arrays 
with FET, LET and ballistic LET access devices.  
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Possible Improvements in the Peripheral 
 
Till now we have only focused on the effects of LET access 
devices on the 6T array and have not considered the potential 
benefits on the peripheral circuits [36], [63] either as a direct 
consequence of replacing the access devices in the SRAM cells, 
or even further replacing some FETs with LETs in some of the 
peripheral or assist circuits. Firstly, replacing the FET access 
devices with the LETs in the 6T SRAM also have a pronounced 
effect on the word line drivers. A large SRAM array having 
many cells in a single row requires a large word line driver [36] 
,[63], [64] to drive the long RC word lines, which in turn in-
creases the overall capacitance seen by the word line and hence 
increases the word-line delay and energy consumption. Typi-
cally a series of FET buffers with larger sizes are used to drive 
the word line [36]. This in turn increases the delay and energy 
consumption of the word line as well as the column decoder 
circuitry unless some other extra circuits are used to compen-
sate for the delay. Replacing the electrical word-lines with 
OWGs in LET accessed SRAM arrays abolishes the need of the 
word line drivers, which not only reduces the capacitance and 
the RC-electrical energy consumption of the word line to prac-
tically zero, but may also reduce the capacitance and energy 
consumption by the column decoder circuitry. Also, for the FET 
accessed 6T array, it is roughly estimated that the word line de-
lay (with the word line driver) is approximately in the range of 
a few tens of ps to hundreds of ps, depending on the array size 
(32 bytes - 64 KB), while for LET accessed arrays, the equiva-
lent delay is in the range of tens of fs to a few ps, which gives 
on average more than two order of magnitude improvement in 
the word line delay. Similarly, the word line energy consump-
tion for FET accessed arrays (32 bytes -64 KB) roughly ranges 
between a few fJ to tens of fJ, while for LET accessed 6T arrays, 
equivalent energy consumption due to the optical gating (men-
tioned in Section IV-A) of light from OWG to the nanowire in 
the LET ranges from a few aJ to tens of aJ, which gives on av-
erage almost three orders of magnitude improvement in the 
word line energy consumption. For both the word line delay and 
energy, the improvement may be more if we consider a ballistic 
LET accessed array due to the smaller size, better performance 
and lesser optical gating energy per device for the ballistic de-
vices over regular LETs as discussed in Section IV-A. A proto-
type 6T array with LET access devices and OWG, keeping the 
other core FETs and other peripherals almost unchanged is 
shown in Fig. 9 below.  
It is evident from Fig. 9 that there are no electrical word lines, 
instead OWGs are used to route optical signals to the LETs in 
the 6T cell and array. It should also be noted that the huge word 
line driver circuits (buffers) as shown in [36] are not needed in 
this case. The electrical row decoder circuit of Fig. 4 has to be 
replaced by an opto-electronic counterpart to illuminate the 
OWGs by appropriate optical sources, for example, nanoscale 
lasers [33], which will convert the electrical inputs to generate 
optical signals according to the row address bit inputs. 
Secondly, besides using LETs as the access devices, there may 
be a scope to replace some FET based switches in other periph-
eral and assisting circuitry of the 6T array by LETs, which will 
further reduce the relevant delay and energy consumption, and 
hence further improve the performance of the SRAM array. For 
instance, considering the bit line conditioning circuitry of the 
hybrid 6T cell as shown in Fig. 6, there may be a further possi-
bility to replace the three p-FETs (pre-charge and equalization 
devices) by LETs, which will further reduce the bit line capac-
itances and hence bit line related delays and energy consump-
tions, especially for large 6T arrays 
 
 
 
 
Fig. 9.  Prototype of a LET accessed SRAM Array 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 11 
.
E. Improvement on Leakage Using LET Access Devices
 
Fig. 10 is similar to Fig. 3(b) except the access FETs being re-
placed by LETs L1 and L2 (which are in off state) and the elec-
trical word line by OWG. It can be seen there are no gate and 
junction leakages in the access paths (40% of the total leakage 
in a 6T cell is in the access paths as discussed in Section II-B), 
but only subthreshold leakage in L1. LETs have a different turn 
on mechanism and no SCEs as discussed previously and have 
minimal subthreshold leakage (e.g., an off-current as low as 1 
pA at 1.43 V VDS and off power of 1.5 pW even for a large LET 
device [5]), and hence 6T cells and arrays with LET access de-
vices will have almost negligible subthreshold leakage in the 
access paths. Gate tunneling leakage current is one of the most 
critical sources of leakage in FETs as device dimensions are 
scaled down and ultra-thin gate oxides are used [40-42]. Gate 
leakages (independent of the conduction state of the device) in 
FETs in the access paths, as shown in Fig. 3(b), increases the 
total leakage energy consumption of a 6T cell and more se-
verely in an array having a large number of 6T cells. Because 
LETs do not have a physical gate, there will be neither any gate 
related nor any SCE induced leakage [40-42],in the access paths 
as shown in Fig. 10, and so the leakage power consumption in 
the hybrid cell will be much reduced, and will be more benefi-
cial for an array that have many such 6T cells. Also, junction 
leakage occurs across the p and n junctions to ground (formed 
between the source, drain and the substrate regions) in FETs 
[40] in the access paths (as shown in Fig. 3(b)), which increases
the total leakage power consumption of the cell and more se-
verely in arrays that have a large number of such p-n junctions
to ground in the access paths. LETs do not have any such p-n
junctions or paths to ground (since the insulating substrate does
not have any electrical connection, and only provides mechan-
ical support) and hence a 6T cell and array with LET access
devices will have no junction leakage in the access paths as
shown in Fig. 10. Therefore, by comparing Fig. 10 with Fig.
3(b), it can be estimated that there will be an overall reduction
of roughly about 35% in the total leakage current of a single
6Tcell, which will be more advantageous in case of a hybrid 6T 
array having large number of such 6T  cells.  
V. CONCLUSION
LETs offer high speed and low energy opto-electronic switch-
ing, where the switching delay is limited by carrier transit time, 
which can be made extremely small by using the nanowire 
based device, particularly in the ballistic transport mode. In 
contrast, in the FETs, it is generally RC-switching where the 
switching energy is proportional to the node capacitances and 
the square of the voltage swing at the node and hence it is less 
energy efficient due to high gate-related capacitances in FETs. 
The biggest advantage of replacing the FET access devices by 
LETs is that the gate and drain related capacitance and electrical 
word line is no longer present, which removes the word line 
delay as well as energy consumption. From the above delay and 
energy calculations (as summarized in Table I) of the 6T SRAM 
using LET access transistors, it can be concluded that this new 
hybrid 6T cell and array is much more energy efficient with 
lesser read and write delays as compared to the all FET 6T cells 
and arrays. In addition, LETs are expected to have much lower 
leakage currents than conventional FETs, and thus the hybrid 
6T cell and array will have much lesser leakage power dissipa-
tion compared to those with FET access devices. The use of the 
optical waveguide based word line architecture for using LET 
access devices in the SRAM array abolishes the need of electri-
cal word lines and also the word line drivers which not only 
reduces the total word line capacitance, RC-delay and energy 
consumption to almost negligible, but also the capacitance and 
related RC-energy consumption of the column decoder circuitry 
may be drastically or significantly reduced. Furthermore, LETs 
may find useful applications in other peripheral and assist cir-
cuits of the SRAM array like the bit line conditioning circuit for 
improvement in speed and energy consumption. The proposed 
hybrid SRAM architecture offers an example of hybrid elec-
tronic-photonic integrated circuits with both electronic and pho-
tonic devices playing active roles synergistically. 
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